### EXERCISE #3


#### ABSTRACTING CODE REVIEW

### Write your name and answer the following on a piece of paper

• Draw the Control Flow Graph for the following code

```
void v(int a) {
  if (a < 2) {
    while (c < 3) {
      C++;
    if (b > 3) {
      c = 12;
  return;
```


ADMINISTRIVIA AND ANNOUNCEMENTS



### **CLASS PROGRESS**

EXPLORING STATIC ANALYSIS

- FINISHED ENOUGH INTUITION THAT WE CAN PERFORM A BASIC ANALYSIS
- TIME TO EXPLORE OUR ANALYSIS TARGET FORMAT



## LLVM BITCODE

EECS 677: Software Security Evaluation


Drew Davidson

## LAST TIME: ABSTRACT INTERPRETATION

**REVIEW: LAST LECTURE** 

### PRECISION / EFFICIENCY TRADEOFF


- Overapproximate the domain
- Rebuild the transfer functions



### LAST TIME: LLVM REVIEW: LAST LECTURE


A SET OF PROGRAM MANIPULATION TOOLS BUILT AROUND A "MID-LEVEL" ABSTRACT INSTRUCTION SET

- Called an intermediate representation (IR) because it sits between source code and executable
- High level enough to avoid architecture lock-in
- Low level enough to optimize / provide explicit operational details



# **LECTURE OUTLINE**

- LLVM Bitcode Format
- Very simple examples
- SSA Format



# LLVM BITCODE


#### BIT-CODE LANGUAGE DESIGN GOALS

An in-memory compiler IR

An on-disk program representation

A human readable assembly language

A COMPILER'S REPRESENTATION Relatively generic Relatively easy to analyze



# BITCODE STRUCTURE

### NESTED STRUCTURE

Modules

Individual translation unit (can be a whole program)

Functions Invokable execution units

Global variables (globals) Regions of statically-allocated memory

Local variables Regions of dynamically-allocated memory

Instructions Data transformers

Registers Value holders



# AN ABSTRACT COMPUTER

#### NO REAL COMPUTER RUNS BITCODE NATIVELY\*

Abstract representation of memory

Highly-explicit instructions

\*Without some additional translation software



# LLVM BITCODE

#### NAMED MEMORY OBJECTS

No explicit layout between objects

Sized field within the object

Highly-explicit instructions

ABSTRACT REGISTERS

Infinite number of registers




# EXAMPLE-DRIVEN LEARNING

Before we get too lost in the details, let's explore bit-code with an example



# **LECTURE OUTLINE**

- LLVM Bitcode Format
- Very simple examples
- SSA Format




# AN EXAMPLE PROGRAM



@ PRECEDES A FUNCTION NAME
Types explicitly denote their bit size (132)
Operands are prefixed by a type annotation ret i32 7

# AN EXAMPLE PROGRAM - MATH

Source code



Basically-equivalent bit-code

define i32 @main(i32 %argc) { %val = add i32 %argc, 5 ret i32 %val


% precedes a register name

No complex operands (the operand of the return cannot be the add)

## AN EXAMPLE PROGRAM - JUMPS

LLVM BITCODE

#### Source code



#### Basically-equivalent bit-code

```
define i32 @main(i32 %argc) {
    lbl_head:
        %noArgs = icmp eq i32 %argc, 1
        br i1 %noArgs, label %lbl_t, label %lbl_f
    lbl_t:
        ret i32 1
    lbl_f:
        ret i32 2
}
```

All blocks must end in a terminator instruction

## SIMPLE INSTRUCTION SET

LLVM BITCODE – VERY SIMPLE EXAMPLES

#### Μάτη

The add instruction for addition The mul instruction for multiplication The sub instruction for subtraction The div instruction for division

### CONTROL FLOW

The br instruction for branching

- Predicate + multiple targets for conditional branch
- No predicate + 1 target for unconditional branch

### COMPARISON

The icmp <kind> for integer comparison Where kind is...

- eq: equal
- ne: not equal
- ugt: unsigned greater than
- uge: unsigned greater or equal
- ult: unsigned less than
- ule: unsigned less or equal
- sgt: signed greater than
- sge: signed greater or equal
- ${\tt slt:}$  signed less than
- sle: signed less or equal

## RUNNING BITCODE PROGRAMS


LLVM BITCODE - VERY SIMPLE EXAMPLES




LLI - A RUNTIME ENVIRONMENT FOR BIT-CODE PROGRAMS!

### **RUNNING BITCODE PROGRAMS**

LLVM BITCODE - VERY SIMPLE EXAMPLES





#### LLI - A RUNTIME ENVIRONMENT FOR BIT-CODE PROGRAMS!

#### **SECTION SUMMARY** LLVM BITCODE – VERY SIMPLE EXAMPLES

WE CAN WRITE SIMPLE PROGRAMS USING THE INSTRUCTIONS GIVEN

WE CAN WRITE RUN SIMPLE PROGRAMS USING LLI


# **LECTURE OUTLINE**

- LLVM Bitcode Format
- Very simple examples
- Format Constraints SSA

## AN INCORRECT PROGRAM

LLVM BITCODE -FORMAT CONSTRAINTS: SSA


THIS PROGRAM IS INVALID!



The register %reg is not is not in <u>SSA form</u> lli: badSSA.ll:3:2: error: multiple def
inition of local value named 'reg'
%reg = add i32 %0, 5
^

### **SSA FORM** LLVM BITCODE -FORMAT CONSTRAINTS: SSA

IN STATIC SINGLE ASSIGNMENT FORM, A VARIABLE (HERE, REGISTER) MAY BE ASSIGNED IN AT MOST ONE PROGRAM POINT



#### **SSA FORM** LLVM BITCODE -FORMAT CONSTRAINTS: SSA

loop:

IN STATIC SINGLE ASSIGNMENT FORM, A VARIABLE (HERE, REGISTER) MAY BE ASSIGNED IN AT MOST ONE PROGRAM POINT


Is this program in SSA form?

Yes!

Remember static means "before runtime" only one static assignment (many dynamic assignments)

Is this program in SSA form? No!

var is assigned at two program points



define i32 @main(i32 %argc) {

br label %loop

(%v1) = add i32 %argc, 1

#### **PHI FUNCTIONS** LLVM BITCODE -FORMAT CONSTRAINTS: SSA

THE CONCEPTS WE HAVE SO FAR PREVENT SOME BASIC PROGRAMS FROM BEING WRITTEN

Fortunately, there is an instruction for exactly these cases:

%res = phi <type>  $[val_1, bbl_1], [val_2, bbl_2], ... [val_n, bbl_n]$ 


Set %res to val<sub>i</sub> if the block was entered from bbl<sub>i</sub>


# SECTION SUMMARY

#### LLVM CONSTRAINS HOW VALUES CAN BE SET

### ONE SOLUTION IS TO USE PHI INSTRUCTIONS TO UNIFY DISPARATE VALUES


## WRAP-UP





### HOMEWORK 1 DUE MONEY, 9/4

WRITE AN LLVM PROGRAM THAT ITERATIVELY COMPUTES THE K<sup>TH</sup> FIBONACCI NUMBER WHERE K IS THE ARG COUNT TO THE PROGRAM



### NEXT TIME

LOOK AT SOME MORE COMPLEX LLVM EXAMPLES

START LOOKING AT MANIPULATING MEMORY:

- POINTERS / REF+DEREF
- STRUCTURES / ARRAYS